Effects of (NH(4))(2)S passivation on the off-state performance of 3-dimensional InGaAs metal-oxide-semiconductor field-effect transistors by Gu, J J et al.
Purdue University
Purdue e-Pubs
Birck and NCN Publications Birck Nanotechnology Center
10-10-2011
Effects of (NH(4))(2)S passivation on the off-state






Follow this and additional works at: http://docs.lib.purdue.edu/nanopub
Part of the Nanoscience and Nanotechnology Commons
This document has been made available through Purdue e-Pubs, a service of the Purdue University Libraries. Please contact epubs@purdue.edu for
additional information.
Gu, J J; Neal, A T.; and Ye, P D., "Effects of (NH(4))(2)S passivation on the off-state performance of 3-dimensional InGaAs metal-
oxide-semiconductor field-effect transistors" (2011). Birck and NCN Publications. Paper 845.
http://dx.doi.org/10.1063/1.3651754
Effects of (NH4)2S passivation on the off-state performance of 3-
dimensional InGaAs metal-oxide-semiconductor field-effect
transistors
J. J. Gu, A. T. Neal, and P. D. Ye 
 
Citation: Appl. Phys. Lett. 99, 152113 (2011); doi: 10.1063/1.3651754 
View online: http://dx.doi.org/10.1063/1.3651754 
View Table of Contents: http://apl.aip.org/resource/1/APPLAB/v99/i15 
Published by the American Institute of Physics. 
 
Related Articles
Planar-type In0.53Ga0.47As channel band-to-band tunneling metal-oxide-semiconductor field-effect transistors 
J. Appl. Phys. 110, 124505 (2011) 
Enhanced rectifying response from metal-insulator-insulator-metal junctions 
Appl. Phys. Lett. 99, 253503 (2011) 
Interface trap density metrology from sub-threshold transport in highly scaled undoped Si n-FinFETs 
J. Appl. Phys. 110, 124507 (2011) 
On the role of Coulomb scattering in hafnium-silicate gated silicon n and p-channel metal-oxide-semiconductor-
field-effect-transistors 
J. Appl. Phys. 110, 124503 (2011) 
High performance indium-zinc-oxide thin-film transistors fabricated with a back-channel-etch-technique 
Appl. Phys. Lett. 99, 253501 (2011) 
 
Additional information on Appl. Phys. Lett.
Journal Homepage: http://apl.aip.org/ 
Journal Information: http://apl.aip.org/about/about_the_journal 
Top downloads: http://apl.aip.org/features/most_downloaded 
Information for Authors: http://apl.aip.org/authors 
Downloaded 21 Dec 2011 to 128.46.220.170. Redistribution subject to AIP license or copyright; see http://apl.aip.org/about/rights_and_permissions
Effects of (NH4)2S passivation on the off-state performance of 3-dimensional
InGaAs metal-oxide-semiconductor field-effect transistors
J. J. Gu, A. T. Neal, and P. D. Yea)
School of Electrical and Computer Engineering and Birck Nanotechnology Center, Purdue University,
West Lafayette, Indiana 47907, USA
(Received 5 August 2011; accepted 25 September 2011; published online 14 October 2011)
Planar and 3-dimensional (3D) buried-channel InGaAs metal-oxide-semiconductor field-effect
transistors (MOSFETs) have been experimentally demonstrated at deep-submicron gate lengths.
The effect of (NH4)2 S passivation with different concentrations (20%, 10%, or 5%) on the off-state
performance of these devices has been systematically studied. 10% (NH4)2 S treatment is found to
yield the optimized high-k/InP barrier layer interface property, resulting in a minimum subthreshold
swing (SS) lower than 100mV/dec. Moreover, the 3D device structure greatly improves the off-state
performance and facilitates enhancement-mode operation. A scaling metrics study has been carried
out for 10% (NH4)2 S treated 3D devices with gate lengths down to 100 nm. With the optimized
interface passivation, 3D III-V MOSFETs are very promising for future high-speed low-power logic
applications.VC 2011 American Institute of Physics. [doi:10.1063/1.3651754]
Recently, surface-channel and buried-channel III-V
metal-oxide-semiconductor field-effect transistors (MOS-
FETs) have been extensively studied for beyond 14 nm logic
applications. Thanks to the continuous progress on improving
high-k/III-V interfaces, inversion-mode InGaAs MOSFETs
with high drive current have been realized with various gate
stacks.1–5 On the other hand, buried-channel InGaAs MOS-
FETs with GaAs/AlGaAs, InAlAs, or InP barrier6–9 and
quantum-well FETs (QWFETs) with thin InP barrier10 have
been shown to offer higher transconductance (gm), higher
effective mobility, and lower subthreshold swing (SS) com-
pared to surface-channel III-V MOSFETs. Furthermore, non-
planar structure has recently been introduced to III-V device
fabrication to suppress short channel effects (SCEs) at deep-
submicron gate lengths. Much better off-state performance
has been obtained on InGaAs FinFETs (Refs. 11 and 12) and
multi-gate QWFETs (Ref. 13). Therefore, a 3-dimensional
(3D) buried-channel InGaAs MOSFET is promising candidate
for ultimately scaled III-V device technology. (NH4)2 S
passivation is a common pre-gate treatment to improve the
interface quality of III-V MOSFETs. O’Connor et al. recently
reported a systematic Al2O3/InGaAs interface study with
different (NH4)2 S passivation conditions.
14 Superior
capacitance-voltage (CV) characteristics have been achieved
on 10% (NH4)2 S treated samples. However, the impact of dif-
ferent sulfur passivation conditions on the interface property
of InGaAs MOSFETs at the device level is lacking. In a
buried-channel InGaAs MOSFET, although the oxide/semi-
conductor interface is not directly located at the high mobility
channel, the high-k/barrier layer interface is of great impor-
tance to achieve good off-state performance of the device and,
therefore, it can also be a good test vehicle for optimization of
the sulfur passivation.
In this letter, we fabricated planar and 3D buried-
channel InGaAs MOSFETs and systematically study the
effect of (NH4)2 S passivation with different concentrations
(20%, 10%, or 5%) on the off-state performance of the devi-
ces. It is found that 10% (NH4)2 S passivated devices show
the best interface property, yielding a lower SS and drain-
induced barrier lowering (DIBL). The positive threshold
voltage (VT) shift of the 20% and 5% (NH4)2 S treated devi-
ces confirms that more acceptor traps remain unpassivated in
these devices. Moreover, a detailed scaling metrics study of
3D buried-channel InGaAs MOSFETs treated with 10%
(NH4)2 S is also carried out for gate length (LG) down to
100 nm. By implementing 3D structure, a SS lower than
100mV/dec has been obtained and enhancement-mode oper-
ation is achieved.
MOSFET fabrication started with a 2 in. semi-insulating
InP substrate. A 300 nm undoped In0.52Al0.48As buffer layer,
10 nm undoped In0.7Ga0.3As channel layer, 2 nm undoped
InP barrier layer, and 20 nm Nþ doped InGaAs layer were
sequentially grown by molecular beam epitaxy. Device
FIG. 1. (Color online) (a) Schematic diagram of planar and 3D buried-
channel InGaAs MOSFETs in x-z plane, (b) Cross sectional view of 3D
buried-channel InGaAs MOSFETs in y-z plane, and (c) Top-view SEM
image of a finished 3D buried-channel InGaAs MOSFET with Wfin¼ 30 nm
and LG¼ 350 nm.
a)Authors to whom correspondence should be addressed. Electronic mail:
yep@purdue.edu.
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isolation and gate recess etching were then performed using
citric acid based solution. The gate lengths of the devices
were varied from 0.5 lm down to 100 nm. For non-planar
devices, a fin etching process was done using BCl3/Ar based
reactive ion etching.11 The smallest fin width (WFin) defined
was 30 nm and the fin height (HFin) was around 50 nm. After
short buffered oxide etch (BOE) dip, the samples were
soaked in (NH4)2 S (20%, 10%, or 5% diluted in H2O). The
passivation time was fixed at 10min for all three (NH4)2 S
concentrations in this experiment. The passivation time of
10min is optimized by the detailed Al2O3/InP capacitance-
voltage interface studies. The air exposure after sulfur treat-
ment was minimized. The samples were then loaded into an
ASM F-120 atomic-layer deposition (ALD) reactor for 5 nm
Al2O3 deposition at 300
C. Source/drain contacts were then
formed by Au/Ge/Ni deposition and 350 C rapid thermal
annealing process (RTA). Finally, Ni/Au was electron beam
evaporated as gate metal. Since sulfur passivation was found
to be unstable after thermal treatment higher than 400 C,15
no post deposition annealing (PDA) was performed after
ALD gate dielectric deposition, and the thermal budget of
the entire fabrication process was as low as 350 C. All pat-
terns were defined by a Vistec UHR electron beam lithogra-
phy system.
Figure 1(a) shows the schematic diagram of the planar
and 3D buried-channel InGaAs MOSFETs fabricated in this
work. Figure 1(b) shows the schematic cross section in y-z
plane for 3D devices. A top view scanning electron micros-
copy (SEM) image of a finished device with parallel fin
structures is shown in Figure 1(c). Figures 2(a) and 2(b)
show the well-behaved output and transfer characteristics of
a 3D buried-channel InGaAs MOSFET with LG¼ 250 nm,
WFin¼ 30 nm and passivated with 10% (NH4)2 S before gate
oxide deposition. A saturation drain current of 380 lA/lm
and gm of 557 lS/lm is obtained at Vds¼ 0.5V. The thresh-
old voltage (VT) of the device is 0.05V from linear extrap-
olation at Vds¼ 50mV and 0.18V using 1 lA/lm metric at
Vds¼ 0.5V. A SS of 120mV/dec and DIBL of 99mV/V are
also achieved. Compared to deep-submicron surface-channel
InGaAs MOSFETs, a higher gm is obtained at a lower drain
voltage with the same gate oxide thickness,16 indicating the
advantage of buried-channel devices for low-voltage
operation.
To study the effect of different sulfur passivation condi-
tions, the SS and VT of planar and 3D devices with (NH4)2 S
(20%, 10%, or 5%) passivation are shown in Figures 3(a)
and 3(b), respectively. To minimize the influence from the
SCE, LG¼ 0.5 lm devices are investigated. First, the 10%
(NH4)2 S treated devices show the lowest SS of 96mV/dec,
indicating a lower interface trap density (Dit) at the Al2O3/InP
barrier layer interface. The upper limit of midgap Dit is esti-
mated to be around 4.6 1012/eVcm2 for 10% (NH4)2 S
treated surface. The reduction of Dit indicates the effective
suppression of native oxides at high-k/InP interface by 10%
(NH4)2 S passivation, being evident from the lack of In
3þ
states detected in Al2O3/InP (100) x-ray photoelectron spec-
troscopy (XPS) characterization. This is in good agreement
with the previous XPS study on high-k/InGaAs interface,
where lowest amount of surface oxides are present in 10%
(NH4)2 S treated samples.
17 However, SS values alone can-
not distinguish between acceptor/donor traps.18 Second, 10%
(NH4)2 S treated devices show lower VT than 20% or 5%
(NH4)2 S treated devices. This indicates that 20% and 5%
(NH4)2 S treatment is less effective in passivating acceptor
traps, resulting in a positive VT shift. Moreover, the highest
drain current is also obtained on 10% (NH4)2 S passivated
devices at the same gate voltage overdrive (VG–VT). This
again suggests that the unpassivated surface traps are mostly
acceptor-like. These observations are consistent with the
conclusion from previous interface study on surface-channel
InGaAs MOSFETs,18 where simulation results show that
acceptor-like traps degrade SS, VT, and on-current. It is also
noted that similar results have been found on Ge surface and
interfaces, where unpassivated acceptor defects delays inver-
sion in Ge nMOSFETs.19 Third, the DIBL of 10% (NH4)2 S
passivated devices are also found to be the lowest. This may
result from a better gate electrostatic control of the channel,
FIG. 2. (Color online) (a) Output and
(b) transfer characteristics of a typical
3D buried-channel InGaAs MOSFET
with LG¼ 250 nm, WFin¼ 30 nm, and
passivated by 10% (NH4)2 S.
FIG. 3. (Color online) (a) SS and (b) VT of planar and 3D (WFin¼ 30 nm)
buried-channel InGaAs MOSFETs (LG¼ 0.5lm) with 20%, 10%, or 5%
(NH4)2 S passivation. VT is determined by 1lA/lmmetric at Vds¼ 0.5V.
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due to the better gate oxide/barrier layer interface quality.
Although not a direct effect of Dit, a lower DIBL is desired
when device dimension scales down to deep-submicron re-
gime. Finally, the 3D devices with WFin¼ 30 nm show lower
SS and increase in VT, compared to the planar devices. By
introducing 3D structure, the devices can be switched off
faster and enhancement-mode operation can be more easily
achieved. In summary, 10% (NH4)2 S passivation is found to
yield the best interface quality and optimum off-state perform-
ance for planar and 3D buried-channel InGaAs MOSFETs.
Furthermore, we investigate the scaling metrics of the
buried-channel InGaAs MOSFETs with 10% (NH4)2 S passi-
vation and the gate lengths of the devices varied from 0.5 lm
down to 100 nm. Figure 4(a) shows the SS and DIBL versus
LG for non-planar devices with WFin¼ 30 nm, where SS is
obtained at a drain voltage of 0.5V. It is found that SS and
DIBL gradually increase with LG shrinking due to the SCE.
Further suppression of SCE can be achieved by reducing
WFin,
11 decreasing the equivalent oxide thickness, or imple-
menting more advanced 3D structure such as gate-all-around
structure.20 Figure 4(b) shows the VT versus LG for planar
and 3D devices with WFin¼ 30 nm. A 0.15V to 0.25V posi-
tive VT shift has been observed for 3D devices, making the
device operation more approaching enhancement-mode.
Moreover, 3D devices show better threshold roll-off property
due to a better electrostatic control of the channel. These
results highlight the importance of introducing advanced 3D
structure to the fabrication of III-V MOSFETs at deep sub-
micron gate lengths.
In conclusion, planar and 3D buried-channel InGaAs
MOSFETs have been demonstrated with gate length down to
100 nm. The effects of sulfur passivation with different
(NH4)2 S concentrations (20%, 10%, or 5%) on the off-state
performance of the planar and 3D devices are systematically
studied. It is found that 10% (NH4)2 S is the optimum sulfur
passivation condition, resulting in a better Al2O3/InP barrier
layer interface. A scaling metrics study of the 3D buried-
channel InGaAs MOSFETs is also carried out and the
benefits of 3D structures are confirmed with lower SS,
DIBL, and higher VT, making 3D III-V MOSFETs very
promising for beyond 14 nm logic applications. The opti-
mized sulfur passivation technique is applicable to the fabri-
cation of surface-channel InGaAs MOSFETs as wells as
bottom-up GaAs, InGaAs, and InAs nanowire FETs,21,22
providing a simple solution to improve high-k/III-V interface
quality.
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